Abstract
Introduction
Reversible logic is an emerging research area. Interest in reversible logic is sparked by its applications in quantum computing, low-power CMOS, nanotechnology, and optical computing. The synthesis of reversible circuits differs significantly from synthesis using traditional irreversible gates. Two restrictions are added for reversible networks, namely fan-out and feedback are not allowed. The only possible structure for a reversible network is a cascade of reversible gates. The most frequently used gates are the Toffoli gate [15] and the Fredkin gate [4] . The Toffoli gate inverts a single bit if the AND of a set of control lines is 1. The Fredkin gate interchanges two bits if the AND of a set of control lines is 1. The formal definition of the Toffoli gate is given in Section 2.
Only a few synthesis methods have been proposed for reversible logic. Suggested methods include: using Toffoli gates to implement an ESOP (EXOR sum-of-products) [11] , exhaustive enumeration [14, 13] , heuristic methods that iteratively make the function simpler (simplicity is measured by the Hamming distance [2] or by spectral means [9] ), and transformation based synthesis [5] , among others. Some methods use excessive search time, others are not guaranteed to converge, and some require many additional outputs (garbage). We follow the two-step approach suggested in [10] . First a network for the given function is found. The algorithm for this step is guaranteed to converge. In fact, the algorithm is very fast. Improvements on a naive algorithm are described in [10] . The second step consists of applying transformations which reduce the number of gates. In this paper we describe the templates used for such transformations in detail.
Several authors considered network transformations. Shende et. al [14, 13] used several 4-bit circuit equivalences to be able to rewrite gates in a different order. Their circuit equivalence rules were not proposed for circuit simplification. In our work we cover and classify all templates they describe, generalize the notion of template, and show how to use them to simplify networks. Iwama, Kambayashi, and Yamashita [5] introduced some circuit transformation rules, which mainly served to bring a network to a canonical form and thus, stating that the set of transforms is complete. However, their approach uses a high number of garbage bits, whereas in our approach no garbage is allowed. One of the transforms in [5] was proposed for circuit simplification, but the actual application procedure was not described. Our work generalizes and classifies the templates used by [5] , and adds new classes. We also show a way of using templates for network simplification, implemented it, and show results. 
The set which controls the change of -th bit is called the set of control lines and Ø is called the target.
In the literature, a subset of all generalized Toffoli gates is typically considered. The most popular are: the NOT gate (Ì Ç ´ Ü µ), a generalized Toffoli gate which has no controls; the CNOT gate (Ì Ç ´Ü Ü µ) [3] , which is also known as a Feynman gate, a generalized Toffoli gate with one control bit, and the Toffoli gate Ì Ç ´Ü ½ · Ü ¾ Ü µ (where "+" denotes set union) [15] , a generalized Toffoli gate with two controls. The three gates are illustrated in Figure 1 , and the gates with more controls are drawn similarly. Note that the way the gates are drawn is a convention, which is not related to the way the gates are implemented. Gates with more than two controls are discussed in [6] . The set of generalized Toffoli gates is known to be complete (for example, see [8] ), in other words, any reversible function can be realized as a cascade of Toffoli gates. A regular synthesis method for Toffoli gate networks is discussed in [10] . Due to probable technological restrictions, the synthesis of reversible logic is done with no feedback and no fan-out [12] . This leaves the cascade structure as the only model satisfying those conditions. Thus, we consider cascades of Toffoli gates.
Let the signal be propagated from left to right. The pictorial representation of a network is shown in Figure 2 . The cost of a function is defined as the number of gates in the circuit realizing it (Ë for a network in Figure 2 
Templates
Previously [10] , templates were introduced as a tool for network simplification. In that work, a template consists of two sequences of gates which realize the same function. The first sequence of gates is to be matched to a part of the circuit being simplified and the second sequence is to be substituted when a match is found. The templates were in Figure 3 were identified and classified based on their similarity.
In [10] , the template matching procedure looks for the first set of gates, including the initial match to the widest gate, across the entire circuit. If all target gates are found, it attempts to make them adjacent using the moving rule: gate Ì Ç ´ ½ Ø ½ µ can be interchanged with gate Ì Ç ´ ¾ Ø ¾ µ if, and only if, ½ Ø ¾ and ¾ Ø ½
. Adjacent gates can match the template in the forward or reverse direction. The matched gates are replaced with the new gates specified by the template. For a reverse match, the new gates are substituted in reverse order. Finally, if at any time two adjacent gates are equal, they can be deleted, (deletion rule).
In this section, we give a formal classification of the templates used in [10] . For a better understanding of template classes, we introduce the following notation.
the left hand side has a sequence of gates that is to be replaced with the sequence given on the right hand side; the controls of the gates are coded by sets each of which represents a set (maybe empty) of lines; ¯the target sets Ø each contain a single line.
All sets are disjoint:
Using this notation, a class of templates can be defined as a set of templates which can be described by one formula. A first attempt to classify the templates results in the classes listed below: Class 1. This class unites and generalizes the templates 2.2, 4.1-4.3 ( Figure 3 ) into a class (Figure 4a ) with the formula:
Class 2. This class consists of templates 4.4-4.6 (Figure 3) and their generalizations. The class is illustrated in Figure 4b and can be written as the following formula:
Class 3. This class (Figure 4c ) includes templates 2.1, 3.1-3.3 ( Figure 3 ) and can be described by the formula:
Template 5.1 can be generalized, but this generalization is not considered here since template 5.1 does not decrease the number of gates in a network. However, use of a generalization of this template may be beneficial since it introduces smaller gates that can be used by other templates. Even if they are not used, it is beneficial to have gates with fewer controls, since for some technologies their costs are lower. For instance, in quantum technology the cost of a Toffoli gate is 7 times higher than that of a CNOT gate [1] . As the number of controls of the Toffoli gate grows, the relation between the costs of generalized Toffoli and CNOT gate grows quadratically if no additional garbage is allowed and linearly if garbage is allowed [1] .
The correctness of formulas (1)- (3) is easily proven. A more interesting question is whether the set of these three classes of templates together with the two rules (moving rule, deletion rule) is a complete set of simplification rules for a sequence of three generalized Toffoli gates over Ò lines. To check this, we ran a program which exhaustively searches all sequences of three gates built on three lines to check whether the sequence can be reduced by means of templates from the three classes and the two rules. This program found no new templates. Thus, we conclude that the three classes together with moving and deletion rules form the complete simplification tool for any Toffoli network with up to three gates.
Templates -a New Approach
Further we generalize the template tool, but assume the following limitations: the model gates should necessarily be self-inverses. This limits the generality of a template, but for the goals of the current paper this does not change the essence, since a generalized Toffoli gate is a self-inverse.
Although the template description in Section 3 is formal and shorter (3 classes and 2 rules in comparison to 14 templates with 2 rules as used before), it can be simplified even further. For this we need a new understanding of templates.
Let a size Ñ template be a sequence of Ñ gates (a circuit) which realizes the identity function. Any template of size Ñ must be independent of templates of smaller size, i.e. for a given template size Ñ no application of any set of templates of smaller size can decrease the number gates. The template ¼ ½ Ñ ½ can be applied in two directions:
Forward application:
A piece of network that matches the sequence of gates 
Backward application:
A piece of network that matches the sequence of gates These definitions of template application need a correctness proof-the network output should not be changed for each of the listed operations. Correctness can be verified as follows. Note, that a reversible cascade that realizes a function read in reverse (from the outputs to the inputs) realizes ½ , its inverse. the remaining forward applications can be proven by using Lemma 1. Correctness of all reverse applications follows from the proof above and from the observation that the inverse of the identity function is the identity function.
Next, observe that a template can be used in both directions, forward and backward as the formulas show. Also, we can start using it from any element. Thus, it is better to think of a template as a cyclic sequence. The correctness of viewing a template as a cyclic sequence is proven with the following Lemma. 
Lemma 1. If a network
The condition Ñ ¾ is used as we do not want to increase the number of gates when a template is applied and equality yields a simpler classification scheme.
The following is a classification of templates up to size 7. We use the notation introduced in the previous section. m=1. Size 1 templates do not exist, since each generalized Toffoli gate produces a change of its input.
m=2. There is one class of templates of size 2 ( Figure  5a ), and it is the deletion rule which is described by the sequence (AA) ÌÇ ´ ½ Ø ½ µ ÌÇ ´ ½ Ø ½ µ ¯m=3. There are no templates of size 3.¯m =4. There is one class of templates (Figure 5b) , the moving rule from the previous section, which can be written as follows (ABAB):
The set notation is used to describe the targets since they may intersect or not, which is impossible to describe in one formula using the Ø notation for the tar- 
¯m=6. There are two classes here (Figure 5d ), and they are described by formulas (ABACBC)
Note, the two formulas for the classes look very similar, and, in fact using Fredkin gates, they can be gen- m=7. There are no templates of size 7.
To verify the correctness of the above classification, we must show that no template of larger size can be reduced to a template of smaller size, which can be done by hands.
Completeness
First, we wrote a program which builds all the 4-input 4-output circuits of size 7 that realize the identity function and tries to apply the templates. The program result shows that the set of our 5 templates (AA, ABAB, ABABC, ABACBC, ABACDC) is the complete set of templates of size 7 or less for 4 inputs and less.
The mathematical proof of completeness of this set for any number of inputs is harder. For templates of size 2 it can be done by hand, since there are not so many choices to look at. For templates of size 4 and 5 the following lemmas (proven in [7] ) are useful. Table 1 . Number of reversible functions using a specified number of gates for Ò ¿ .
Experimental Results
We wrote programs to verify the correctness of our results, build the new templates and apply them. The results of the verification program were discussed in above.
The program which simplifies the networks works as follows. First, it is convenient to store template ABAB as a separate rule which helps to bring the gates together to match a template. Then, the circuit is simplified as follows. We call this the "moving rule". For the hierarchy of templates AA ABABC ABACBC ABACDC try to match as many gates of a template as possible by looking ahead in the network and using the moving rule. If a template can be applied, apply it for the greatest application parameter possible. After applying any template start trying to apply the templates in hierarchical order from the very beginning. If none of the templates can be applied, the simplification process stops.
The template simplification tool was tested on all size 3 reversible functions synthesized by the algorithm from [10] . We also investigated a modified template matching procedure. It works as follows. Normally, a section of the circuit is only replaced when more than half of the gates in the templates are matched. However, it may be advantageous to replace the gates if exactly half of the gates match, provided that the gates that replace them have fewer control lines. Empirical results show that this can lead to reductions in the size of the circuit. Further reduction of the size of synthesized networks can be achieved when template simplification tool is applied in conjunction with simulated annealing technique. However, the results reported in Table  1 are good themselves: more than ¼± of the synthesized networks are optimal. Table 1 shows the number of functions for each gate count and the average number of gates required. 
Example 1.
We took a network for three bit adder produced by the synthesis algorithm presented in [10] ( Figure 6A ) and applied our program to simplify it. As expected, the program used a size 5 template and matched 3 gates ( Figure  6B ). Thus, they were substituted by the remaining 2 gates of the template read in reverse order ( Figure 6C ). 
Conclusion
The larger the set of templates, the more reductions can be done. For instance, if for some natural number -optimality is defined as the impossibility of simplifying a network with size ¾ ½ and less templates, then all the templates of size Ò £ ¾ Ò·½ ½ and less form the complete simplification tool for the synthesis method provided in [10] . The theoretical algorithm from [10] produces a valid network with at most Ò £ ¾ Ò gates, therefore if this network is not optimal and was not simplified by all templates with size Ò £¾ Ò·½ ½ and less, not all the templates are listed. Thus, we come to a contradiction which proves the statement.
In this work, we built the set of templates and showed a procedure allowing us to create 4-optimal circuits for networks with number of inputs less than or equal to 4. We generalized these templates and proposed them as the set of rules which produces a 4-optimal network out of those given. The template tool was generalized and shown in a readily usable form.
